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Abstract—A novel noise-shifting differential Colpitts VCO is
presented. It uses current switching to lower phase noise by cy-
clostationary noise alignment and improve the start-up condition.
A design strategy is also devised to enhance the phase noise per-
formance of quadrature coupled oscillators. Two integrated VCOs
are presented as design examples.
Index Terms—Analog integrated circuits, CMOS integrated cir-
cuits, LC oscillators, optimization, phase noise, quadrature oscil-
lators, radio frequency, voltage-controlled oscillators.
I. INTRODUCTION
I NTEGRATED voltage-controlled oscillators (VCOs) areimportant building elements in the implementation of a
single-chip radio in today’s communication systems. The
ever-growing demand for higher numbers of channels keeps
imposing tighter phase noise performance specifications for
local oscillators.
Recently, many approaches have been taken to improve the
performance of integrated VCOs [1]–[5]. Cross-coupled oscil-
lators have been preferred over other topologies due to their
ease of implementation, relaxed start-up condition and differen-
tial operation. However, in cross-coupled oscillators, the noise
generation by the active devices occurs when the oscillator is
quite sensitive to perturbations [6], degrading the phase noise
considerably. On the other hand, the Colpitts oscillator [7] has
superior cyclostationary noise properties and can hence poten-
tially achieve lower phase noise [8]. Despite these advantages,
single-ended Colpitts oscillators are rarely used in today’s in-
tegrated circuits due to their higher required gain for reliable
start-up and single-ended nature that makes them more sensitive
to parameter variations and common-mode noise sources, such
as substrate and supply noise. Moreover, quadrature signals are
typically required in many receiver and transmitter architectures
[9], where the accuracy of such quadrature signals would deter-
mine the image rejection [10], [11]. A differential quadrature
oscillator is thus preferred over a single-ended one.
This paper presents a new oscillator topology that overcomes
these issues. It improves the phase noise performance by cy-
clostationary noise alignment while providing a fully differen-
tial output and a large loop gain for reliable start-up. It is also
shown that, via optimum coupling of two cross-coupled oscilla-
tors, quadrature outputs can be obtained with an enhanced phase
noise performance.
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Section II reviews the noise generation and conversion me-
chanics. Section III compares the existing oscillator topologies
with an emphasis on the cyclostationarity of noise sources. Sec-
tion IV presents the design evolution leading to the topology
presented in this paper. Section V describes a strategy to opti-
mally couple two oscillators for quadrature signal generation
with enhanced phase noise performance. Finally, Section VI
presents the experimental results from two different oscillators
as design examples.
II. NOISE GENERATION MECHANISMS
In an oscillator, the total single-sideband phase noise in the
region of the spectrum is given by [6]
(1)
where is the offset frequency from the carrier, is
the power spectral density of the current noise source in ques-
tion, is the rms value of the effective impulse sensitivity
function (ISF) associated with that noise source, and is the
maximum charge swing across the current noise source. The ef-
fective ISF is the product of the ISF and the noise-modulating
function (NMF), as defined in [6], i.e.
(2)
where the ISF, denoted as , represents the time-varying
sensitivity of the oscillator’s phase to perturbations and the
NMF, shown as , describes the modulation of the noise
power spectrum with time for the noise source in question.
In practice, an active device creates an energy restoring mech-
anism to compensate for the losses of the tank and thus sustain
the oscillation. This device acts as a means to transfer the en-
ergy from the dc power supply to the resonant tank. Unfortu-
nately, during this energy transfer process, the active device in-
jects noise into the tank, which in turn becomes phase noise. In
essence, (1) states quantitatively the way the phase noise is af-
fected by these processes [12].
Equation (1) indicates that an oscillator should have a as
high as possible with a as small as possible to lower the
phase noise. To increase in an oscillator, the ratio of the
tank energy to the dc power dissipation should be maximized
[12]. On the other hand, strongly depends on the shape
of , which in turn has a close relation with the timing of
the energy injection into the tank. In this context, it is highly
desirable that the energy should be delivered all at once at the
minimum sensitivity point, as discussed in detail in [8].
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(a) (b)
Fig. 1. NMOS-only cross-coupled oscillator. (a) Circuit schematic. (b) ISF,
NMF, and effective ISF waveforms.
III. OSCILLATOR TOPOLOGY COMPARISON
In this section, several oscillator topologies will be compared
with an emphasis on their cyclostationary noise properties and
energy transfer efficiencies to obtain essential understanding of
their effect on the oscillator’s phase noise performance.
Fig. 1(a) shows the NMOS-only cross-coupled oscillator
topology, widely used in high-frequency integrated circuits
due to the ease of implementation and differential operation.
Fig. 2(a) shows the complementary version using both NMOS
and PMOS transistors. This topology provides a larger tank
amplitude for a given tail current in the current limited regime
defined in [8]. Finally, Fig. 3(a) depicts the single-ended
Colpitts oscillator topology, which is a commonly used
single-ended design [2], [7].
To simulate the ISF and NMF waveforms of the above
mentioned oscillators, the direct impulse response measure-
ment method of [6] is implemented in HSpice [13]. The three
oscillators are simulated using the same tank inductance and
are tuned to oscillate at a center frequency of 1.8 GHz, while
maintaining a tuning range of at least 20%. The inductors have
a quality factor of 5 at 1.8 GHz. Finally, the oscillators draw
the same bias current and operate in the current limited regime.
Fig. 1(b) shows the simulated , and
waveforms of the NMOS transistor channel noise in the
NMOS-only cross-coupled topology of Fig. 1(a). In this
oscillator, the maximum noise generated by the active devices
appears when the oscillator is quite sensitive to perturbations.
This can be noticed in Fig. 1(b), where the maximums of the
NMF and ISF almost overlap, resulting in a large effective
ISF and thus worsening the phase noise for a given resonator
quality factor and bias current.
Fig. 2(b) shows the simulated waveforms for the PMOS
transistors in the complementary cross-coupled oscillator of
Fig. 2(a). The waveforms of the NMOS transistors are com-
parable and are omitted without loss of generality. Similar to
the NMOS-only cross-coupled topology discussed previously,
the noise generated by the active devices of the complementary
cross-coupled oscillator of Fig. 2(a) is maximum when the
(a) (b)
Fig. 2. Complementary cross-coupled oscillator. (a) Circuit schematic. (b)
ISF, NMF, and effective ISF waveforms.
(a) (b)
Fig. 3. Single-ended Colpitts oscillator topology. (a) Circuit schematic. (b)
ISF, NMF, and effective ISF waveforms.
oscillator’s phase is quite sensitive to perturbations. Moreover,
in this topology the noise generated by both PMOS and NMOS
transistors add to the overall active noise of the oscillator.
Nevertheless, the complementary cross-coupled oscillator
shows a better phase noise performance when compared to the
NMOS- or PMOS-only cross-coupled oscillators for the same
supply voltage and bias current when operating at the current
limited regime, as demonstrated experimentally in [14]. This is
mainly because the complementary cross-coupled oscillator of
Fig. 2(a) presents a larger maximum charge swing than
that of the NMOS- or PMOS-only cross-coupled oscillators
which overall enhances its phase noise performance, as will be
discussed shortly.
It is instructive to compare the contributions of each of the
noise sources to the total phase noise in the complementary
cross-coupled topology Fig. 2(a). Table I shows the simulated
phase noise contributions of different noise sources at 600-kHz
offset from a 1.8-GHz carrier of the cross-coupled oscillator de-
picted in Fig. 2(a). It can be clearly seen that most of the circuit
noise is generated by the drain current noise of the cross-con-
nected transistors, while the combined contributions of the other
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TABLE I
PHASE NOISE CONTRIBUTION OF EACH NOISE SOURCE
noise sources accounts for less than 13% of the total phase noise
power. For instance, if the noise injected by the tail device could
be completely removed, the total phase noise would only show
an improvement of 0.22 dB in this oscillator example.
On the other hand, the single-ended Colpitts oscillator of
Fig. 3(a) has better cyclostationary noise properties, as exhib-
ited in the simulated , , and waveforms
depicted in Fig. 3(b). In this topology, the maximum noise
generation instant is aligned with the oscillator’s minimum
sensitivity point and can hence potentially achieve lower phase
noise. Also, the Colpitts oscillator presents a smaller rms and dc
value of its effective ISF than that of the NMOS- or PMOS-only
and complementary cross-coupled oscillators of Figs. 1(a)
and 2(a), respectively. A more symmetrical effective ISF will
significantly reduce the up-conversion of the low-frequency
noise of the transistor [6].
As previously discussed, while the better cyclostationary
properties of an oscillator alone would enhance the phase noise
performance, a large oscillation charge swing results in an
improved tank energy. The tank energy in an oscillator
is given by , where is the tank voltage
amplitude. Moreover, if the oscillator operates in the current
limited regime, can be expressed in terms of the bias
current and the effective parallel tank resistance , i.e.
(3)
where is the oscillation amplitude constant. The energy
transfer efficiency , which is defined as the ratio of the energy
stored in the resonator’s tank to the total dc energy
dissipated in one period, can be expressed as
(4)
where is the oscillation period and
is the supply voltage. Also, it is assumed that the quality factor
of the tank is given by .
Equation (4) shows the well-known fact that increasing the
tank’s quality factor will improve the energy transfer efficiency
and enhance the phase noise of the oscillator. However, this en-
ergy transfer efficiency can also be increased if the oscillator
has a larger oscillation amplitude for a given bias current (i.e.,
larger ). To illustrate this, Table II compares the oscillation
amplitude constant for the NMOS- and PMOS-only, comple-
mentary cross-coupled and Colpitts VCOs of Figs. 1(a), 2(a),
and 3(a), respectively. It can be easily seen that the Colpitts os-
cillator presents a higher output voltage swing and higher energy
TABLE II
OSCILLATION COMPARISON
transfer efficiency than that of the NMOS- or PMOS-only and
complementary cross-coupled oscillators for a given bias cur-
rent, which will further enhance its phase noise. It is also note-
worthy that the effieciency is proportional only to the square root
of the ratio. Interestingly, in the case of integrated spiral
inductors, reducing the results in a stronger improvement in
the term compared to the , as discussed in more de-
tail in [12].
Despite these advantages, single-ended Colpitts oscillators
are rarely used in today’s integrated circuits, due to the higher
required gain for reliable start-up and their single-ended nature
that makes them more sensitive to common-mode noise sources
such as substrate and supply noise. In the following section, we
will present a new topology that remedies these problems. Most
of the discussed properties of the single-ended Colpitts oscil-
lator of Fig. 3(a) are applicable to the oscillator topology pre-
sented next.
IV. NOISE-SHIFTING COLPITTS OSCILLATOR
In this section, starting from the single-ended Colpitts oscil-
lator of Fig. 3(a), we will show the design evolution that leads
to a topology that overcomes the start-up issues while providing
a low-noise fully differential output.
A differential output can be provided by coupling two iden-
tical Colpitts oscillators and sharing their source-to-ground ca-
pacitors , as shown on Fig. 4(a). Since the center node where
both capacitors are connected together is a differential vir-
tual ground, the original operation of the oscillators remains un-
changed when the two sides oscillate 180 out of phase. The
differential operation will be guaranteed if the center node is
left floating and is not grounded. Fig. 4(b) shows the simulated
voltage and current waveforms of this topology.
This differential topology is insensitive to any extra para-
sitic inductance and capacitance due to the metal lines and wire
bonds used to provide the ground and supply voltage to the os-
cillator. On the other hand, this topology increases the power
consumption by a factor of two, if the same start-up condi-
tion is to be met. Nevertheless, the power transfer efficiency re-
mains constant, as the output voltage swing of this differential
topology is twice but the overall capacitance is half than that of
the single-ended Colpitts oscillator of Fig. 3(a).
Noting that the current through the main transistor in each of
the Colpitts oscillators of Fig. 4(a) flow for less than half of the
oscillation period, as shown in Fig. 4(b). It is therefore possible
and favorable to replace the source-to-ground dc current source
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(a)
(b)
Fig. 4. Differential Colpitts oscillator. (a) Circuit topology. (b) Simulated
voltage and current waveforms.
by the same dc current source and a timed switch which alter-
nates the current between the two sides of the oscillator at the
frequency of oscillation, as shown in Fig. 5(a).
The switching has to occur in a synchronized manner and
can be achieved by using a pair of NMOS transistors to switch
the current from one side to the other, as shown in Fig. 5(b).
Moreover, the negative resistance of this tail cross-coupled pair
provides a very effective means to enhance the small-signal loop
gain, improving the start-up condition.
Finally, to add frequency tuning capabilities to the proposed
oscillator topology, it is possible to include two varactors con-
nected in parallel with the tank inductor. Also, the two shared
capacitors connected in series can be replaced by an equiva-
lent capacitor with half the value. The final oscillator topology
is shown in Fig. 6(a) and the simulated ISF, NMF, effective
ISF, and voltage waveforms for the core transistor are depicted
in Fig. 6(b). In this configuration, the transistor channel noise
is maximum when the oscillator is the least sensitive to per-
turbations, reducing the effective ISF considerably. Therefore,
this topology takes full advantage of the cyclostationary noise
shaping of the core transistors. The NMOS cross-coupled tran-
sistors of Fig. 6(a) operate mostly between ohmic and cut-off
regions and hence have smaller noise contribution. Moreover,
this noise contribution is attenuated by the capacitive voltage
divider formed by and . This voltage divider has the pri-
marily function to provide a positive feedback path and enhance
the small-signal loop gain of the oscillator.
V. QUADRATURE GENERATION
Quadrature components of a VCO output are needed in most
receivers and transmitters for vector modulation and demodula-
(a) (b)
Fig. 5. Current switching topology evolution. (a) Timed switch
implementation. (b) NMOS transistors implementation.
(a) (b)
Fig. 6. Noise shifting differential Colpitts VCO. (a) Final topology. (b) ISF,
NMF, and effective ISF waveforms for the core transistor.
tion [15] and image rejection [9]–[11]. The phase and amplitude
accuracy of these outputs is critical to the performance of such
systems. There are several options for on-chip quadrature signal
generation.
In the first approach, the output of the VCO is applied to a
polyphase filter. A polyphase filter is an RC-CR network that
in the ideal case shifts its outputs by 90 with respect to one
another. Unfortunately, this phase shift occurs only in a narrow
frequency range and the accuracy of the in-phase and quadra-
ture signals is strongly dependent on the on-chip component
matching. Although cascading several stages of stagger-tuned
polyphase filters can alleviate this problem [16], unwanted ad-
ditonal loss is added, requiring amplifiers/buffers to compen-
sate for loss of the filter, at the extra penalty of higher power
consumption. On the other hand, if the polyphase filter is di-
rectly connected in parallel with the oscillator tank, the loading
of the tank will lower the signal amplitude and increase the
noise. Also, a larger area and better matching are required while
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Fig. 7. Quadrature-coupled LC VCO. (a) Circuit topology. (b) Block diagram.
the phase noise is degraded due to the extra sources of loss and
noise.
The second option is the combination of a VCO operating at
twice the frequency of interest and a divide-by-two circuit. If
a master–slave flip flop is used, the power consumption is con-
siderably increased. Also, in a master–slave flip-flop, any asym-
metry in the duty cycle of the input or mismatch at the input of
the divider can result in a significant degradation in the quadra-
ture accuracy. Methods such as level-locked loops (LLLs) [17]
have been proposed to solve this problem, but they increase the
power consumption.
The third option is to couple two identical oscillators in such
a way that forces their outputs to oscillate 90 out of phase.
Fig. 7(a) shows the typical approach to practically couple two
NMOS-only cross-coupled oscillators [18]. This configuration
has the disadvantage of requiring twice the area and power than
that of a single LC oscillator. However, it is not clear if this
solution outperforms the previous ones with regards to phase
noise and quadrature accuracy.
To help us understand how this coupling works, Fig. 7(b) de-
picts the block diagram of the circuit shown in Fig. 7(a). The
four output nodes, namely , , , and , have the same
amplitude and frequency but are shifted 90 out of phase, re-
spectively. The solid triangles signify the cross-coupled pair of
NMOS transistors, while the hollow triangles denote the cou-
pling transistors between the two oscillators. Under normal op-
eration conditions, the cross-coupled transistors operate fully
switching and provide 180 phase shift from input to output
[solid triangles, Fig. 7(b)]. Due to the symmetry of the cir-
cuit configuration and as the oscillator would oscillate in the
state of equilibrium, the coupling transistors [hollow triangles,
Fig. 7(b)] operate providing a 90 phase shift between the input
to output. In other words, for instance, if one assumes that the
oscillator on the left-hand side is ahead of the one
Fig. 8. Amplitude and phase noise degradation versus the coupling factor.
on the right, one can argue that looking at the mirror image
of the oscillator we will see that the left-hand side is
ahead. Assuming that both sides are identical, we should have
and thus .
To evaluate the effect of the extra loading of the coupling tran-
sistors on the amplitude of the quadrature LC oscillator, the cir-
cuit topology of Fig. 7(a) is simulated. For this set of simula-
tions, the VCO is designed to oscillate at 1.8 GHz while having
more than 20% of frequency tuning and operating at the cur-
rent limited regime. The inductors have a quality factor of 5.
The coupling factor is defined as the ratio of the width of the
coupling transistor to the width of the cross-connected tran-
sistor , i.e., . If the sizes of the coupling tran-
sistors are on the same order of magnitude than the cross-cou-
pling transistors, their effective would load the tank signif-
icantly, reducing the output voltage swing and thus worsening
the phase noise. The simulation results showing the amplitude
degradation versus the coupling factor are depicted in Fig. 8
by the dashed line. Amplitude degradation can be defined as the
ratio of the amplitude of the quadrature LC oscillator of Fig. 7(a)
to that of the same oscillator when there is no coupling, i.e.,
. As can be seen, the oscillation amplitude decreases for
larger coupling ratios. For instance, the oscillation amplitude is
degraded by more than 40% for . The phase noise degra-
dation of the oscillator versus is also depicted in Fig. 8 by a
dotted line. Phase noise degradation is defined as the excess of
phase noise when compared to the oscillator with no coupling,
i.e., . For this example, the simulated phase noise is mea-
sured at 600-kHz offset from a 1.8-GHz carrier. As expected, the
phase noise is degraded for higher coupling ratios by as much
as 16 dB for . It is noteworthy that not only the amplitude
reduction of the quadrature LC oscillator of Fig. 7(a) contributes
to the worse phase noise performance for larger coupling ratios,
but also the coupling transistors generate noise in proportion to
the coupling factor . This noise in turn becomes phase noise
and accounts for the extra degradation on the phase noise for
larger . The amount of amplitude and phase noise degradation
for a given quadrature LC oscillator and a given will depend
on the effective loading of the coupling transistors to the oscil-
lator tank.
To evaluate the effect of component mismatch on the phase
and amplitude accuracy of the quadrature LC oscillator of
Fig. 7(a), a tank referred capacitor is inserted between one of
the output nodes of the oscillator and ground. This capacitor
is introduced to imitate any unbalanced loading produced by
the following stages of the oscillator, such as buffers/amplifiers
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Fig. 9. Amplitude and phase mismatch versus the coupling factor for a tank
referred capacitor of 2%.
and mixers, or by any asymmetry in the layout. The capacitance
value of the tank referred capacitor corresponds to that of the
tank capacitance expressed in percentage. Thus, a tank referred
capacitor of 5% corresponds to an extra loading capacitor
whose value is 0.05 that of the tank capacitance. For the second
set of simulations, a tank referred capacitor of 2% is added to
one of the outputs of the quadrature LC oscillator of Fig. 7(a).
The simulation results showing the phase and amplitude mis-
match versus the coupling factor for the quadrature oscillator
of Fig. 7(a) are depicted in Fig. 9 by dashed and dotted lines,
respectively. It can easily be seen that the phase and amplitude
accuracy of the quadrature outputs is compromised for smaller
coupling factors and this degradation is inversely proportional
to . To visualize this tradeoff further, Fig. 10 depicts the
simulation results showing the phase and amplitude mismatch
for different values of a tank referred capacitor for the oscillator
of Fig. 7(a) with a coupling factor of by dashed and
dotted lines, respectively. As expected, the phase and amplitude
accuracy of the quadrature LC oscillator of Fig. 7(a) is degraded
for a larger capacitance inbalance. However, it is noteworthy
that, for a tank referred capacitor as high as 2% of the tank
capacitance, the phase mismatch is smaller than 1 and the
amplitude mismatch is less than 2.5%, as shown in Fig. 10.
Quadrature LC oscillators also suffer from mismatches of
other components due to process variations such as transistor
gain and tank inductance value. However, due to the nonlinear
behavior and gain compression mechanisms of the oscillator,
the cross-coupled transistor mismatch has a smaller affect on
the accuracy of the quadrature signals. Also, uncertainties in
the inductance value can be small, as the value is determined
by lithographic processes which are quite accurate in today’s
process technologies.
Based on these arguments, a design strategy can be summa-
rized for improving the amplitude and phase accuracy for the
quadrature LC oscillator of Fig. 7 in the following way.
1) Find the maximum tank capacitance that satisfies the os-
cillator design specifications, such as frequency tuning,
tank amplitude, and start up. This will decrease the effect
of capacitive mismatch on the amplitude and phase accu-
racy of the quadrature signals.
2) Compensate for any asymmetric loading on the nodes of
the quadrature oscillator. Try to lay out the oscillator with
a high degree of symmetry while balancing any extra in-
terconnecting capacitance. Also, equalize the length and
Fig. 10. Amplitude and phase mismatch versus the tank referred capacitor for
 = 0:3.
the differential capacitance of the connecting metal lines
of the quadrature LC oscillator.
If the phase noise performance is of primary concern, de-
crease the ratio of the coupling transistors. However, this will
increase the amplitude and phase mismatch of the quadrature
outputs limiting its practical use to compensating any unbal-
anced capacitances.
Although the arguments presented in this section were
limited to the coupling of the NMOS-only cross-coupled VCO
of Fig. 1(a), they are equally applicable to the complemen-
tary cross-coupled oscillator of Fig. 2(a) and the differential
noise-shifting Colpitts oscillator of Fig. 6(a) using similar lines
of argument.
It is noteworthy that the first design strategy is in good agree-
ment with the optimization presented in [17] for phase noise
performance of integrated LC VCOs.
VI. EXPERIMENTAL RESULTS
Two test oscillators were fabricated in two different process
technologies. The differential noise-shifting Colpitts VCO of
Fig. 6(a) was implemented in the first test chip. It was fabricated
in a 0.35- m BiCMOS process technology, using NMOS tran-
sistors only. The oscillator is designed for a center frequency of
2.1 GHz. The inductors have quality factors of 6. The NMOS
transistors operating in inversion mode are used as varactors.
The channel length of the NMOS varactors is optimized to max-
imize the quality factor while maintaining a good tuning range.
Open drain transistors are used as drivers and are designed to
drive a 50- load at 0 dBm.
The test VCO is optimized using graphical linear program-
ming [12]. The design constrains are: to maximize the voltage
swing while maintaining a loop gain of at least three for reliable
start up. The capacitor is chosen to be four times for near
optimum operation [8].
Fig. 11 shows the die photo of the prototype VCO, where the
main blocks of the oscillator are highlighted. Two extra com-
ponents, namely, an inductor and a capacitor , are also
included to evaluate the effect of the tail current noise filtering
on the phase noise of the oscillator [14], [19], which will be dis-
cussed shortly. These two elements can be trimmed out using a
laser.
The oscillator operates from 1.8 to 2.45 GHz, which corre-
sponds to a center frequency of 2.12 GHz and a tuning range
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Fig. 11. Differential Colpitts oscillator die micrograph.
Fig. 12. Differential Colpitts oscillator frequency tuning.
Fig. 13. Measured phase noise vesus offset frequency at 1.8 GHz.
of 30.5%, as shown in Fig. 12. It can be noted that the voltage
to frequency transfer function of the VCO is very linear over
more than 500 MHz, which corresponds to 80% of the frequency
tuning of the VCO. The oscillator phase noise is measured using
an NTS-1000 phase noise analyzer as well as an HP8563 spec-
trum analyzer with phase noise measurement utility. Fig. 13
shows the plot of the phase noise versus the offset frequency
from the 1.8-GHz carrier. The oscillator shows a phase noise
of 139 dBc/Hz at 3-MHz offset using a low inductor of 6,
while drawing 4 mA from a 2.5-V supply.
To verify the effect of capacitive [14] and LC [19] tail current
noise filtering, they were added to the oscillator with the option
to remove the inductor or capacitor through a laser trim. The
LC network was designed to resonate at twice the frequency of
oscillation. The measured phase noise of the oscillator at 3-MHz
offset from a 1.8-GHz offset carrier was 138.2 dBc/Hz with
the LC filter and 139.2 dBc/Hz with the capacitor alone and
inductor shorted [14].
Fig. 14. Quadrature NMOS-only cross-coupled oscillator die photo.
Fig. 15. Quadrature NMOS-only cross-coupled oscillator frequency tuning.
The LC filtering method does not have a significant effect on
phase noise of the implemented VCO, as the simulated noise
component of the tail device contributes to less than 5% of the
oscillator’s phase noise in the region. Therefore, in spite
of filtering the noise component from the tail device at twice
the oscillation frequency, the inductor acts as a source of
wide-band noise, which degrades the overall phase noise by less
than 1 dB. Also, the filtering at 2 cannot be done at the drain of
the cross-coupled transistors, as it will filter the switched current
as well.
A second test chip implementing the quadrature NMOS-only
cross-coupled VCO of Fig. 7(a) was fabricated in a 0.18- m
BiCMOS process technology using the NMOS transistors only.
For this design, the oscillator is designed for a center frequency
of 1.8 GHz and NMOS transistors operating in inversion mode
are used as varactors.
The implemented quadrature LC VCO is aimed to evaluate
the effect of the relative coupling on the phase noise of the
quadrature oscillator. Therefore, very special care is taken to
layout the VCO. Also, the design strategies proposed in Sec-
tion V are carefully followed. Fig. 14 shows the quadrature LC
VCO test chip photograph.
The quadrature oscillator draws a total of 4 mA of current
from a 1-V supply and operates from 1.72 to 2.02 GHz. These
correspond to a current consumption of 2 mA per LC oscillator,
a center frequency of 1.87 GHz, and a tuning range of 16%.
The voltage to frequency transfer function of the oscillator is
depicted in Fig. 15.
Phase noise is measured using an NTS-1000 phase noise
analyzer as well as an HP8563 spectrum analyzer with phase
noise measurement utility. The quadrature LC oscillator shows
a phase noise of 100.7 dBc/Hz at 600-kHz offset from a
1.72-GHz carrier for a coupling factor of . To evaluate
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Fig. 16. Measured phase noise versus offset frequency at 1.72 GHz.
Fig. 17. RC polyphase network.
the effect of the relative coupling of the oscillator on its phase
noise, the coupling factor can be modified to by
means of a laser trim. The measured phase noise for a coupling
factor is 113.5 dBc/Hz at 600-kHz offset from a
1.72-GHz carrier. Fig. 16 shows a plot of phase noise versus
the offset frequency. It is shown experimentally that the phase
noise is enhanced by 12.7 dB by having a smaller coupling
factor while maintaining the same supply voltage and bias
current.
To estimate the phase accuracy of the VCO’s quadrature
outputs, a polyphase network is also integrated on the same
chip. The polyphase schematic and terminal interconnections
are shown in Fig. 17. If the inputs to the polyphase are in
quadrature and have an amplitude , but with a phase mis-
match of degrees as depicted in Fig. 17, the magnitude of the
difference of the outputs of the polyphase at
can be shown to be
(5)
Therefore, the phase error can be extrapolated by measuring
the differential output voltage amplitude of the polyphase.
Buffers are required to prevent excessive loading to the
polyphase and drive the 50- load of the measurement equip-
ment. Microwave coplanar probes are used to probe the RF
output pads of the buffers. An HP 8563E spectrum analyzer is
used to measure the output power. Using the simulated values
for the buffers gain, the extrapolated phase error is found to
be less than 1 in both cases.
VII. CONCLUSION
A novel noise-shifting differential Colpitts VCO is pre-
sented. It uses current-switching to lower phase noise by
cyclostationary noise alignment and improve the start-up. A
design strategy is also devised aimed to enhancing the phase
noise performance of quadrature LC oscillators. The tradeoff
between quadrature accuracy and phase noise performance is
also shown.
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